Abstract-We suggest a novel methodology to obtain a digital representation of analog signals and to perform its backconversion using memristive devices. In the proposed converters, the same memristive systems are used for two purposes: as elements performing conversion and elements storing the code. This approach to conversion is particularly relevant for interfacing analog signals with memristive digital logic/computing circuits.
where I M and V M are the current through and the voltage across the memristive system, respectively [3] , R M is the memristance (memory resistance), x is a vector of internal state variables, and f is a device-specific function. In this work we will consider memristive memory cells (that can be based on electrochemical metallization or valency change mechanism) [5] exhibiting a threshold-type bipolar switching defined by a threshold voltage V th and limiting values of memristance, R ON and R OF F (R ON R OF F ). While the particular forms of f (x, V M , t) and R M (x, V M , t) are not important for our consideration, we emphasize that we require that R M changes only when V M > V th .
The main idea behind ADC implementation is shown in Fig. 1(a) . The analog-to-digital conversion is performed when synchronized double-step pulses are simultaneously applied to a set of N memristive systems initially prepared in the 'ON' (low-resistance) state (also denoted by '1'). The duration of the single pulse, T , is selected in such a way that if the voltage across any memristive system in the set exceeds the threshold voltage V th then such memristive system switches into the 'OFF' (high-resistance) state (also denoted by '0'). The amplitude of pulses applied from the right of Fig. 1(a) is i∆V , where i is the index of the memristive system in the set, i = 0, ..., N − 1 and ∆V = (4/3)V th . This value of ∆V is specifically selected in order to obtain the same input voltage interval per each ADC code. Note, that we avoid selecting ∆V = V th /2 to avoid missing or incorrect code value when the input signal is close to a voltage threshold separating different ADC codes. The double pulse applied from the left is defined by the input voltage amplitude V in ≥ 0.
The first positive pulse switches all memristive systems with indexes i > (V in + V th )/∆V into the 'OFF' state. The second negative pulse does the same with all memristive systems with i < (V in − V th )/∆V . It is clear that the applied set of pulses leaves only one or two memristive systems in the 'ON' state. This depends on whether V in is close to j∆V or to (j + 0.5)∆V where j is an integer number. Figs. 1(b,c) show main steps of switching dynamics in both cases. Table I provides the correspondence between the input voltage intervals and ADC output code. Note also that it is not necessary to map analog values into all binary numbers: using elementary logic operations with memristive devices [2] , any desired representation of the output code can be obtained.
The scheme shown in Fig. 2 is used as DAC. For its correct operation, it is important to apply small amplitude signals to memristive systems in order to keep their states unchanged [6] . Therefore, the maximum allowable δV is determined from the relation (N − 1)δV < V th . In order to restore the initial signal 
magnitude, the gain of the amplifier schematically shown to the right of Fig. 2 should be set to γ = ∆V /δV . In conclusion, we have presented electronic circuits performing analog-to-digital and digital-to-analog conversions. These circuits are based on memristive devices and thus can find widespread use, for example, as interfaces between analog circuits with logic/computing circuits based on memristors. We note that the conversion time of memristive ADCs is of the order of twice the switching time of the memristive system. For memristive memory cells, the switching time can be as short as 5ns [5] resulting in 0.1Ghz conversion frequency. Experimentally, small threshold voltages ∼ 0.1V have been observed in certain solid state memristive systems [7] . Therefore, for a V = 5V input range, the memristive ADC can distinguish 2V /∆V ≈ 75 voltage levels. This is more than enough for such applications as, e.g., multi-level or fuzzy
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δV 2δV 0 M 0 Fig. 2 . Schematic of a digital-to-analog converter. Note that only one or two memristive systems can be in the 'ON' state specified by R ON R OF F . The choice of δV and amplifier's gain is described in the text.
logic. We also anticipate that memcapacitive or meminductive systems can be alternatively employed in ADCs and DACs, with the added advantage that they can be chosen, in principle, almost dissipationless.
